GRU
/
yemu
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Add ADD instruction

This commit is contained in:
g1n 2021-10-27 17:33:04 +03:00
parent 109eb9ca19
commit b78ea8538b
2 changed files with 101 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

101
src/ocpu/ocpu.c
View File

@ -150,6 +150,105 @@ void ocpu_execute() {
ocpu.F = word_value;
break;
default:
printf("Wrong register: %02X\n", reg);
return;
}
break;
case INS_ADD_IM:
reg = ocpu_fetch_byte();
switch(reg) {
case REG_AL:
byte value = ocpu_fetch_byte();
ocpu.A += (ocpu.A & 0xFF00) | (value & 0xFF);
ocpu.AL += ocpu.A & 0xFF;
break;
case REG_AH:
value = ocpu_fetch_byte();
ocpu.A += ((value & 0xFF) << 8) | (ocpu.A & 0xFF);
ocpu.AH += ocpu.A >> 8;
break;
case REG_A:
word word_value = ocpu_fetch_word();
ocpu.A += word_value;
break;
case REG_BL:
value = ocpu_fetch_byte();
ocpu.B += (ocpu.B & 0xFF00) | (value & 0xFF);
ocpu.BL += ocpu.B & 0xFF;
break;
case REG_BH:
value = ocpu_fetch_byte();
ocpu.B += ((value & 0xFF) << 8) | (ocpu.B & 0xFF);
ocpu.BH += ocpu.B >> 8;
break;
case REG_B:
word_value = ocpu_fetch_word();
ocpu.B += word_value;
break;
case REG_CL:
value = ocpu_fetch_byte();
ocpu.C += (ocpu.C & 0xFF00) | (value & 0xFF);
ocpu.CL += ocpu.C & 0xFF;
break;
case REG_CH:
value = ocpu_fetch_byte();
ocpu.C += ((value & 0xFF) << 8) | (ocpu.C & 0xFF);
ocpu.CH += ocpu.C >> 8;
break;
case REG_C:
word_value = ocpu_fetch_word();
ocpu.C += word_value;
break;
case REG_DL:
value = ocpu_fetch_byte();
ocpu.D += (ocpu.D & 0xFF00) | (value & 0xFF);
ocpu.DL += ocpu.D & 0xFF;
break;
case REG_DH:
value = ocpu_fetch_byte();
ocpu.D += ((value & 0xFF) << 8) | (ocpu.D & 0xFF);
ocpu.DH += ocpu.D >> 8;
break;
case REG_D:
word_value = ocpu_fetch_word();
ocpu.D += word_value;
break;
case REG_EL:
value = ocpu_fetch_byte();
ocpu.E += (ocpu.E & 0xFF00) | (value & 0xFF);
ocpu.EL += ocpu.E & 0xFF;
break;
case REG_EH:
value = ocpu_fetch_byte();
ocpu.E += ((value & 0xFF) << 8) | (ocpu.E & 0xFF);
ocpu.EH += ocpu.E >> 8;
break;
case REG_E:
word_value = ocpu_fetch_word();
ocpu.E += word_value;
break;
case REG_FL:
value = ocpu_fetch_byte();
ocpu.F += (ocpu.F & 0xFF00) | (value & 0xFF);
ocpu.FL += ocpu.F & 0xFF;
break;
case REG_FH:
value = ocpu_fetch_byte();
ocpu.F += ((value & 0xFF) << 8) | (ocpu.F & 0xFF);
ocpu.FH += ocpu.F >> 8;
break;
case REG_F:
word_value = ocpu_fetch_word();
ocpu.F += word_value;
break;
default:
printf("Wrong register: %02X\n", reg);
return;
@ -158,7 +257,7 @@ void ocpu_execute() {
case 0x00:
return;
default:
printf("Unrecognized instruction: %04X", instruction);
printf("Unrecognized instruction: %04X\n", instruction);
return;
}
}

1
src/ocpu/ocpu.h
View File

@ -32,6 +32,7 @@
// Opcodes
#define INS_MOV_IM 0x01
#define INS_ADD_IM 0x10
struct OCPU_MEMORY {
byte memory[MAX_MEMORY];