forked from sejo/compudanzas
recursos verilog
This commit is contained in:
parent
cd8fb372aa
commit
add349e8cf
|
@ -1,3 +1,20 @@
|
|||
# verilog
|
||||
|
||||
lenguaje de descripción de hardware digital
|
||||
|
||||
# herramientas
|
||||
|
||||
* iverilog: verilog compiler
|
||||
* yosys: verilog rtl synthesis
|
||||
* arachne-pnr: place and route
|
||||
* gtkwave: visualizador de formas de onda
|
||||
|
||||
en debian:
|
||||
|
||||
```
|
||||
sudo apt install arachne-pnr yosys iverilog gtkwave
|
||||
```
|
||||
|
||||
# recursos
|
||||
|
||||
=> https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki Diseño Digital para FPGAs, con herramientas libres
|
||||
|
|
Loading…
Reference in New Issue
Block a user