recursos verilog

This commit is contained in:
sejo 2021-12-15 18:05:07 -06:00
parent cd8fb372aa
commit add349e8cf
1 changed files with 17 additions and 0 deletions

View File

@ -1,3 +1,20 @@
# verilog
lenguaje de descripción de hardware digital
# herramientas
* iverilog: verilog compiler
* yosys: verilog rtl synthesis
* arachne-pnr: place and route
* gtkwave: visualizador de formas de onda
en debian:
```
sudo apt install arachne-pnr yosys iverilog gtkwave
```
# recursos
=> https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki Diseño Digital para FPGAs, con herramientas libres