akkartik
/
mu
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

7147

This commit is contained in:
Kartik Agaram 2020-10-31 19:55:33 -07:00
parent 3f30e4c6e6
commit 1323587822
2 changed files with 14 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
html/mu_instructions.html generated
View File

@ -37,6 +37,10 @@ Conversely, registers that are just read from must not be passed as inputs.
The following chart shows all the instruction forms supported by Mu, along with
the SubX instruction they're translated to.
<span class="muComment">## Integer instructions</span>
These instructions use the general-purpose registers.
var/<span class="Constant">eax</span> <span class="SpecialChar">&lt;-</span> increment =&gt; <span class="Constant">&quot;40/increment-eax&quot;</span>
var/<span class="Constant">ecx</span> <span class="SpecialChar">&lt;-</span> increment =&gt; <span class="Constant">&quot;41/increment-ecx&quot;</span>
var/<span class="Constant">edx</span> <span class="SpecialChar">&lt;-</span> increment =&gt; <span class="Constant">&quot;42/increment-edx&quot;</span>
@ -150,11 +154,10 @@ compare *var/reg, n =&gt; <span class="Constant">&quot;81 7/subop/
var/reg <span class="SpecialChar">&lt;-</span> multiply var2 =&gt; <span class="Constant">&quot;0f af/multiply *(ebp+&quot;</span> var2.stack-offset <span class="Constant">&quot;) &quot;</span> reg <span class="Constant">&quot;/r32&quot;</span>
var/reg <span class="SpecialChar">&lt;-</span> multiply *var2/reg2 =&gt; <span class="Constant">&quot;0f af/multiply *&quot;</span> reg2 <span class="Constant">&quot; &quot;</span> reg <span class="Constant">&quot;/r32&quot;</span>
<span class="muComment"># Floating-point operations</span>
<span class="muComment">## Floating-point operations</span>
All the instructions so far use Intel's general-purpose integer registers.
However, some of them translate to different SubX if their arguments are in
floating-point registers.
These instructions operate on either floating-point registers (xreg) or
general-purpose registers (reg) in indirect mode.
var/xreg <span class="SpecialChar">&lt;-</span> add var2/xreg2 =&gt; <span class="Constant">&quot;f3 0f 58/add %&quot;</span> xreg2 <span class="Constant">&quot; &quot;</span> xreg1 <span class="Constant">&quot;/x32&quot;</span>
var/xreg <span class="SpecialChar">&lt;-</span> add var2 =&gt; <span class="Constant">&quot;f3 0f 58/add *(ebp+&quot;</span> var2.stack-offset <span class="Constant">&quot;) &quot;</span> xreg <span class="Constant">&quot;/x32&quot;</span>

11
mu_instructions
View File

@ -13,6 +13,10 @@ Conversely, registers that are just read from must not be passed as inputs.
The following chart shows all the instruction forms supported by Mu, along with
the SubX instruction they're translated to.
## Integer instructions
These instructions use the general-purpose registers.
var/eax <- increment => "40/increment-eax"
var/ecx <- increment => "41/increment-ecx"
var/edx <- increment => "42/increment-edx"
@ -126,11 +130,10 @@ compare *var/reg, n => "81 7/subop/compare *" reg " " n "/imm32"
var/reg <- multiply var2 => "0f af/multiply *(ebp+" var2.stack-offset ") " reg "/r32"
var/reg <- multiply *var2/reg2 => "0f af/multiply *" reg2 " " reg "/r32"
# Floating-point operations
## Floating-point operations
All the instructions so far use Intel's general-purpose integer registers.
However, some of them translate to different SubX if their arguments are in
floating-point registers.
These instructions operate on either floating-point registers (xreg) or
general-purpose registers (reg) in indirect mode.
var/xreg <- add var2/xreg2 => "f3 0f 58/add %" xreg2 " " xreg1 "/x32"
var/xreg <- add var2 => "f3 0f 58/add *(ebp+" var2.stack-offset ") " xreg "/x32"