2021-06-16 20:57:56 +00:00
|
|
|
# verilog
|
2022-03-28 03:31:48 +00:00
|
|
|
lang=es
|
2021-06-16 20:57:56 +00:00
|
|
|
lenguaje de descripción de hardware digital
|
2021-12-16 00:05:07 +00:00
|
|
|
|
|
|
|
|
# herramientas
|
|
|
|
|
|
|
|
|
|
* iverilog: verilog compiler
|
|
|
|
|
* yosys: verilog rtl synthesis
|
|
|
|
|
* arachne-pnr: place and route
|
|
|
|
|
* gtkwave: visualizador de formas de onda
|
|
|
|
|
|
|
|
|
|
en debian:
|
|
|
|
|
|
|
|
|
|
```
|
|
|
|
|
sudo apt install arachne-pnr yosys iverilog gtkwave
|
|
|
|
|
```
|
|
|
|
|
|
|
|
|
|
# recursos
|
|
|
|
|
|
2022-02-10 20:47:52 +00:00
|
|
|
=> https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki Diseño Digital para FPGAs, con herramientas libres
|
