mu/subx/012indirect_addressing.cc

390 lines
12 KiB
C++
Raw Normal View History

//: operating on memory at the address provided by some register
2017-10-13 04:39:29 +00:00
2017-10-13 04:50:38 +00:00
:(scenario add_r32_to_mem_at_r32)
% Reg[3].i = 0x10;
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 1);
# op ModR/M SIB displacement immediate
2018-01-24 10:47:49 +00:00
01 18 # add EBX to *EAX
+run: add EBX to effective address
+run: effective address is mem at address 0x60 (EAX)
+run: storing 0x00000011
:(before "End Mod Special-cases")
case 0:
// mod 0 is usually indirect addressing
switch (rm) {
default:
2018-01-24 10:47:49 +00:00
trace(2, "run") << "effective address is mem at address 0x" << std::hex << Reg[rm].u << " (" << rname(rm) << ")" << end();
assert(Reg[rm].u + sizeof(int32_t) <= Mem.size());
result = reinterpret_cast<int32_t*>(&Mem.at(Reg[rm].u)); // rely on the host itself being in little-endian order
break;
// End Mod 0 Special-cases
}
break;
2017-10-13 05:17:28 +00:00
//:
:(scenario add_mem_at_r32_to_r32)
% Reg[0].i = 0x60;
% Reg[3].i = 0x10;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 1);
2017-10-13 05:17:28 +00:00
# op ModR/M SIB displacement immediate
2018-01-24 10:47:49 +00:00
03 18 # add *EAX to EBX
+run: add effective address to EBX
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 05:17:28 +00:00
+run: storing 0x00000011
:(before "End Single-Byte Opcodes")
case 0x03: { // add r/m32 to r32
uint8_t modrm = next();
uint8_t arg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "add effective address to " << rname(arg1) << end();
2017-10-13 05:17:28 +00:00
const int32_t* arg2 = effective_address(modrm);
BINARY_ARITHMETIC_OP(+, Reg[arg1].i, *arg2);
break;
}
//:: subtract
2017-10-13 05:57:55 +00:00
2017-10-13 06:50:00 +00:00
:(scenario subtract_r32_from_mem_at_r32)
2017-10-13 05:57:55 +00:00
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 10);
2017-10-13 05:57:55 +00:00
% Reg[3].i = 1;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
29 18 # subtract EBX from *EAX
+run: subtract EBX from effective address
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 05:57:55 +00:00
+run: storing 0x00000009
2017-10-13 06:01:57 +00:00
//:
2017-10-13 06:50:00 +00:00
:(scenario subtract_mem_at_r32_from_r32)
2017-10-13 06:01:57 +00:00
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 1);
2017-10-13 06:01:57 +00:00
% Reg[3].i = 10;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
2b 18 # subtract *EAX from EBX
+run: subtract effective address from EBX
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 06:01:57 +00:00
+run: storing 0x00000009
:(before "End Single-Byte Opcodes")
case 0x2b: { // subtract r/m32 from r32
uint8_t modrm = next();
uint8_t arg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "subtract effective address from " << rname(arg1) << end();
2017-10-13 06:01:57 +00:00
const int32_t* arg2 = effective_address(modrm);
BINARY_ARITHMETIC_OP(-, Reg[arg1].i, *arg2);
break;
}
//:: and
:(scenario and_r32_with_mem_at_r32)
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
% Reg[3].i = 0xff;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
21 18 # and EBX with *EAX
+run: and EBX with effective address
+run: effective address is mem at address 0x60 (EAX)
+run: storing 0x0000000d
//:
:(scenario and_mem_at_r32_with_r32)
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0x000000ff);
% Reg[3].i = 0x0a0b0c0d;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
23 18 # and *EAX with EBX
+run: and effective address with EBX
+run: effective address is mem at address 0x60 (EAX)
+run: storing 0x0000000d
:(before "End Single-Byte Opcodes")
case 0x23: { // and r/m32 with r32
uint8_t modrm = next();
uint8_t arg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "and effective address with " << rname(arg1) << end();
const int32_t* arg2 = effective_address(modrm);
BINARY_BITWISE_OP(&, Reg[arg1].u, *arg2);
break;
}
2017-10-13 08:05:53 +00:00
//:: or
:(scenario or_r32_with_mem_at_r32)
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
2017-10-13 08:05:53 +00:00
% Reg[3].i = 0xa0b0c0d0;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
09 18 # or EBX with *EAX
+run: or EBX with effective address
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 08:05:53 +00:00
+run: storing 0xaabbccdd
//:
:(scenario or_mem_at_r32_with_r32)
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
2017-10-13 08:05:53 +00:00
% Reg[3].i = 0xa0b0c0d0;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
0b 18 # or *EAX with EBX
+run: or effective address with EBX
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 08:05:53 +00:00
+run: storing 0xaabbccdd
:(before "End Single-Byte Opcodes")
case 0x0b: { // or r/m32 with r32
uint8_t modrm = next();
uint8_t arg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "or effective address with " << rname(arg1) << end();
2017-10-13 08:05:53 +00:00
const int32_t* arg2 = effective_address(modrm);
BINARY_BITWISE_OP(|, Reg[arg1].u, *arg2);
break;
}
2017-10-13 08:13:33 +00:00
//:: xor
:(scenario xor_r32_with_mem_at_r32)
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0xaabb0c0d);
2017-10-13 08:13:33 +00:00
% Reg[3].i = 0xa0b0c0d0;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
31 18 # xor EBX with *EAX
+run: xor EBX with effective address
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 08:13:33 +00:00
+run: storing 0x0a0bccdd
//:
:(scenario xor_mem_at_r32_with_r32)
% Reg[0].i = 0x60;
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
2017-10-13 08:13:33 +00:00
% Reg[3].i = 0xa0b0c0d0;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
33 18 # xor *EAX with EBX
+run: xor effective address with EBX
+run: effective address is mem at address 0x60 (EAX)
2017-10-13 08:13:33 +00:00
+run: storing 0xaabbccdd
:(before "End Single-Byte Opcodes")
case 0x33: { // xor r/m32 with r32
uint8_t modrm = next();
uint8_t arg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "xor effective address with " << rname(arg1) << end();
2017-10-13 08:13:33 +00:00
const int32_t* arg2 = effective_address(modrm);
BINARY_BITWISE_OP(|, Reg[arg1].u, *arg2);
break;
}
2017-10-13 08:23:55 +00:00
//:: not
:(scenario not_r32_with_mem_at_r32)
% Reg[3].i = 0x60;
# word at 0x60 is 0x0f0f00ff
2017-10-15 02:18:34 +00:00
% SET_WORD_IN_MEM(0x60, 0x0f0f00ff);
2017-10-13 08:23:55 +00:00
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
f7 03 # negate *EBX
2017-10-13 08:23:55 +00:00
+run: 'not' of effective address
2018-01-24 10:47:49 +00:00
+run: effective address is mem at address 0x60 (EBX)
2017-10-13 08:23:55 +00:00
+run: storing 0xf0f0ff00
2017-10-15 07:06:37 +00:00
//:: compare (cmp)
:(scenario compare_mem_at_r32_with_r32_greater)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
% Reg[3].i = 0x0a0b0c07;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
39 18 # compare EBX with *EAX
+run: compare EBX with effective address
+run: effective address is mem at address 0x60 (EAX)
+run: SF=0; ZF=0; OF=0
:(scenario compare_mem_at_r32_with_r32_lesser)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x0a0b0c07);
% Reg[3].i = 0x0a0b0c0d;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
39 18 # compare EBX with *EAX
+run: compare EBX with effective address
+run: effective address is mem at address 0x60 (EAX)
+run: SF=1; ZF=0; OF=0
:(scenario compare_mem_at_r32_with_r32_equal)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
% Reg[3].i = 0x0a0b0c0d;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
39 18 # compare EBX with *EAX
+run: compare EBX with effective address
+run: effective address is mem at address 0x60 (EAX)
+run: SF=0; ZF=1; OF=0
//:
:(scenario compare_r32_with_mem_at_r32_greater)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x0a0b0c07);
% Reg[3].i = 0x0a0b0c0d;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
3b 18 # compare *EAX with EBX
+run: compare effective address with EBX
+run: effective address is mem at address 0x60 (EAX)
+run: SF=0; ZF=0; OF=0
:(before "End Single-Byte Opcodes")
case 0x3b: { // set SF if r32 < r/m32
uint8_t modrm = next();
uint8_t reg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "compare effective address with " << rname(reg1) << end();
int32_t arg1 = Reg[reg1].i;
int32_t* arg2 = effective_address(modrm);
int32_t tmp1 = arg1 - *arg2;
SF = (tmp1 < 0);
ZF = (tmp1 == 0);
int64_t tmp2 = arg1 - *arg2;
OF = (tmp1 != tmp2);
trace(2, "run") << "SF=" << SF << "; ZF=" << ZF << "; OF=" << OF << end();
break;
}
:(scenario compare_r32_with_mem_at_r32_lesser)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
% Reg[3].i = 0x0a0b0c07;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
3b 18 # compare *EAX with EBX
+run: compare effective address with EBX
+run: effective address is mem at address 0x60 (EAX)
+run: SF=1; ZF=0; OF=0
:(scenario compare_r32_with_mem_at_r32_equal)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);
% Reg[3].i = 0x0a0b0c0d;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
3b 18 # compare *EAX with EBX
+run: compare effective address with EBX
+run: effective address is mem at address 0x60 (EAX)
+run: SF=0; ZF=1; OF=0
2017-10-15 07:06:37 +00:00
//:: copy (mov)
:(scenario copy_r32_to_mem_at_r32)
% Reg[3].i = 0xaf;
% Reg[0].i = 0x60;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
89 18 # copy EBX to *EAX
+run: copy EBX to effective address
+run: effective address is mem at address 0x60 (EAX)
2017-10-15 07:06:37 +00:00
+run: storing 0x000000af
//:
:(scenario copy_mem_at_r32_to_r32)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x000000af);
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
8b 18 # copy *EAX to EBX
+run: copy effective address to EBX
+run: effective address is mem at address 0x60 (EAX)
2017-10-15 07:06:37 +00:00
+run: storing 0x000000af
:(before "End Single-Byte Opcodes")
case 0x8b: { // copy r32 to r/m32
uint8_t modrm = next();
uint8_t reg1 = (modrm>>3)&0x7;
2018-01-24 10:47:49 +00:00
trace(2, "run") << "copy effective address to " << rname(reg1) << end();
2017-10-15 07:06:37 +00:00
int32_t* arg2 = effective_address(modrm);
Reg[reg1].i = *arg2;
trace(2, "run") << "storing 0x" << HEXWORD << *arg2 << end();
break;
}
2017-10-15 08:59:11 +00:00
//:: jump
:(scenario jump_mem_at_r32)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 8);
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
ff 20 # jump to *EAX
2017-10-15 08:59:11 +00:00
05 00 00 00 01
05 00 00 00 02
+run: inst: 0x00000001
+run: jump to effective address
2018-01-24 10:47:49 +00:00
+run: effective address is mem at address 0x60 (EAX)
2017-10-15 08:59:11 +00:00
+run: jumping to 0x00000008
+run: inst: 0x00000008
-run: inst: 0x00000003
:(before "End Single-Byte Opcodes")
case 0xff: {
2017-10-15 08:59:11 +00:00
uint8_t modrm = next();
uint8_t subop = (modrm>>3)&0x7; // middle 3 'reg opcode' bits
switch (subop) {
case 4: { // jump to r/m32
2017-10-18 07:57:46 +00:00
trace(2, "run") << "jump to effective address" << end();
int32_t* arg2 = effective_address(modrm);
EIP = *arg2;
trace(2, "run") << "jumping to 0x" << HEXWORD << EIP << end();
break;
}
// End Op ff Subops
2017-10-15 08:59:11 +00:00
}
break;
}
2017-10-18 07:57:46 +00:00
//:: push
:(scenario push_mem_at_r32)
% Reg[0].i = 0x60;
% SET_WORD_IN_MEM(0x60, 0x000000af);
% Reg[ESP].u = 0x14;
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
ff 30 # push *EAX to stack
2017-10-18 07:57:46 +00:00
+run: push effective address
2018-01-24 10:47:49 +00:00
+run: effective address is mem at address 0x60 (EAX)
+run: decrementing ESP to 0x00000010
+run: pushing value 0x000000af
2017-10-18 07:57:46 +00:00
:(before "End Op ff Subops")
case 6: { // push r/m32 to stack
2017-10-18 07:57:46 +00:00
trace(2, "run") << "push effective address" << end();
const int32_t* val = effective_address(modrm);
push(*val);
2017-10-18 07:57:46 +00:00
break;
}
2017-10-18 09:13:34 +00:00
//:: pop
:(scenario pop_mem_at_r32)
% Reg[0].i = 0x60;
% Reg[ESP].u = 0x10;
% SET_WORD_IN_MEM(0x10, 0x00000030);
# op ModRM SIB displacement immediate
2018-01-24 10:47:49 +00:00
8f 00 # pop stack into *EAX
2017-10-18 09:13:34 +00:00
+run: pop into effective address
2018-01-24 10:47:49 +00:00
+run: effective address is mem at address 0x60 (EAX)
+run: popping value 0x00000030
+run: incrementing ESP to 0x00000014
2017-10-18 09:13:34 +00:00
:(before "End Single-Byte Opcodes")
case 0x8f: { // pop stack into r/m32
uint8_t modrm = next();
uint8_t subop = (modrm>>3)&0x7;
switch (subop) {
case 0: {
trace(2, "run") << "pop into effective address" << end();
int32_t* dest = effective_address(modrm);
*dest = pop();
2017-10-18 09:13:34 +00:00
break;
}
}
break;
}